arm

NUMA Aware PER-CPU Framework

Rohit Mathew 18th July 2024

© 2024 Arm

Agenda

-- Problem

- Overview
- PER-CPU Objects

Proposal – NUMA Aware PER-CPU Framework

- How do we do it?
- Platform's responsibility
- Definer Interface
- Accessor Interface
- Optimization 1 tpidr_el3 magic
- Optimization 2 avoid cache thrashing
- Stack migration
- Interface variants

Problem

Overview

- + Homogeneous multichip platforms have physically segregated SRAM in each chiplet
- + TF-A runtime image size for multichip can exceeds a single SRAM size
 - Can we reduce the runtime Image size on the primary SRAM?
- + Additionally, CPUs from non-primary chiplet deals with a NUMA latency due to cross chip access
 - Can we move parts of the Image to the SRAM local to CPU in context?




Problem

PER-CPU Objects

The NUMA problem

- + TF-A has a *lot of* global objects that are per CPU.
 - RMM context, NS PSCI context, SPMD context etc
 - part of BSS which is not loaded explicitly, but forms part of the runtime.
- CPU objects are re-used through-out the lifetime of the system
 - Cross chip Read/write/snoops would add in NUMA latency

The Storage problem





How do we do it?

- + Every PER-CPU object should *ideally* be defined using the framework's **Definer Interface**
- Accessor Interface would help with accessing these objects.
- + For single chiplet systems, there is no change in how things works**
- For multi-chiplet systems, PER-CPU framework would deal with allocating globals spread across SRAMs
- + A new section called ".per_cpu" would be introduced just for the multichip systems to tie PER-CPU globals in a single chip


**Certain optimizations can bring changes for single chip as well.

How does it look?

Single Chip

	SRAM0 End	
BL31 XLAT		
BL31 BSS		
BL31 Stack		
BL31 Data		
BL31 RO		
BL31 code		
	SRAM0 Start	

Multi-Chip





Platform's Responsibility

Single chip

-- Nothing to be done.

Multi-chip

- -- Set build option PER_CPU_MULTICHIP := 1
- Setup page tables for remote regions at desired locations.
- + Implement
 - uintptr_t plat_per_cpu_section_base(int cpu);
 - This should return the address of the «.per_cpu » section corresponding to a CPU

Definer Interface

Single chip

- No changes internally
- -- Here is an example use-case -

DEFINE_PER_CPU(rmmd_rmm_context_t, rmm_context);

Multi-chip

#define DEFINE_PER_CPU(TYPE, NAME) \
 TYPE NAME[CHIPLET_CORE_COUNT] \
 __section(PER_CPU_MULTICHIP_SECTION)

- The object is tied to a different section (.per_cpu)
- The number of cores have been reduced to cores per chiplet
- This region would be duplicated across each chiplets SRAM.

FOR_CPU_PTR accessor Interface

Single chip

- #define FOR_CPU_PTR(NAME, CPU) &NAME[CPU]
- No changes internally
- -- Here is an example use-case -

rmmd_rmm_context_t *rmm_ctx = FOR_CPU_PTR(rmm_context, linear_id);

 If used in an env where multi-CPUs can concurrently access, make sure to use proper locking primitives!

Multi-chip

#define PER_CPU_OFFSET(x) (x - PER_CPU_START)
#define FOR_CPU_PTR(NAME, CPU) __extension_____\
 ((__typeof__(&NAME[0])) _____\
 (plat_per_cpu_section_base(CPU) + ___\
PER_CPU_OFFSET((uintptr_t)&NAME[CPU%CHIPLET_CORE_COUNT])))

- + plat_per_cpu_section_base is implemented
 by the platform to return the section base for the
 CPU in context
- + plat_per_cpu_section_base is one way of doing it; tpidr_el3 would be another way.

THIS_CPU_PTR accessor Interface

Single chip

```
#define THIS_CPU_PTR(NAME)
```

```
&NAME[plat_my_core_pos()]
```

-- No changes internally

Multi-chip

#define	PER_CPU_OFFSET(x) (x - PER_CPU_START)	
#define	THIS_CPU_PTR(NAME)extension	\
	((typeof(&NAME[0]))	\
	<pre>(plat_per_cpu_section_base(plat_my_core_pos()) +</pre>	\
	PER_CPU_OFFSET (\
(uintr	<pre>ptr_t) &NAME[plat_my_core_pos()%CHIPLET_CORE_COUNT]</pre>)))

-- Here is an example use-case
rmmd_rmm_context_t *ctx = THIS_CPU_PTR(rmm_context);



Op1 - tpidr_el3 magic

bl 6e698 <plat_my_core_pos>
mov w19, w0
bl 75d14 <plat_per_cpu_section_base>
and w19, w19, #0x3

- Can be optimized to something as simple as

mrs x0 ,tpidr_el3
add x0, x0, #0x9f8

 This should be multi-folds faster, even faster than an access from a cached pointer in case of a cache miss.


- + we rely on a system register to get the offset for a particular CPU
- + The unoptimized variant relies multiple memory accesses to calculate the right offset

Op2 – Avoid Cache Thrashing

 Contiguous arrays *can* cause data for different CPUs to be residing on the same cache-line

TYPE NAME [CPU_MAX]

 This introduces false sharing or cache-thrashing where the ownership of the cache line keeps switching between different CPUs.



Μ	lemory
Address	Data
0x1000	D1 D2 D3 D4

Interconnect


arm

Op2 – Avoid Cache Thrashing

 Contiguous arrays *can* cause data for different CPUs to be residing on the same cache-line

TYPE NAME [CPU_MAX]

 This introduces false sharing or cache-thrashing where the ownership of the cache line keeps switching between different CPUs.




Op2 – Avoid Cache Thrashing

 Contiguous arrays *can* cause data for different CPUs to be residing on the same cache-line

TYPE NAME [CPU_MAX]

 This introduces false sharing or cache-thrashing where the ownership of the cache line keeps switching between different CPUs.



Μ	lemory
Address	Data
0x1000	D1 D2 D3 D4

Interconnect

Op2 – Avoid Cache Thrashing

 Contiguous arrays *can* cause data for different CPUs to be residing on the same cache-line

TYPE NAME [CPU_MAX]

 This introduces false sharing or cache-thrashing where the ownership of the cache line keeps switching between different CPUs.

CPL	J 1	(CPU 2	(CPU 3
Cac	he		Cache		Cache
Address	Data	Address	Data	Address	Data
0x1000	D2 D3 D4	0x1000	Invalid	0x1000	Invalid

Interconnect


Μ	lemory
Address	Data
0x1000	D1 D2 D3 D4

Op2 – Avoid Cache Thrashing

 Contiguous arrays *can* cause data for different CPUs to be residing on the same cache-line

TYPE NAME [CPU_MAX]

 This introduces false sharing or cache-thrashing where the ownership of the cache line keeps switching between different CPUs.




Μ	lemory
Address	Data
0x1000	D1 D2 D3 D4

Op2 – Avoid Cache Thrashing

 Contiguous arrays *can* cause data for different CPUs to be residing on the same cache-line

TYPE NAME [CPU_MAX]

 This introduces false sharing or cache-thrashing where the ownership of the cache line keeps switching between different CPUs.



Interconnect

Μ	lemory
Address	Data
0x1000	D1 D2 D3 D4


D1 D2 D3 D4

Op2 – Avoid Cache Thrashing

 Contiguous arrays *can* cause data for different CPUs to be residing on the same cache-line

TYPE NAME [CPU_MAX]

 This introduces false sharing or cache-thrashing where the ownership of the cache line keeps switching between different CPUs.



Interconnect


М	lemory
Address	Data
0x1000	D1 D2 D3 D4

Op2 – Avoid Cache Thrashing

 Contiguous arrays *can* cause data for different CPUs to be residing on the same cache-line

TYPE NAME [CPU_MAX]

 This introduces false sharing or cache-thrashing where the ownership of the cache line keeps switching between different CPUs.



Interconnect


Μ	lemory
Address	Data
0x1000	D1 D2 D3 D4

Op2 – Avoid Cache Thrashing

 Contiguous arrays *can* cause data for different CPUs to be residing on the same cache-line

TYPE NAME [CPU_MAX]

 This introduces false sharing or cache-thrashing where the ownership of the cache line keeps switching between different CPUs.




M	lemory
Address	Data
0x1000	D1 D2 D3 D4

Op2 – Avoid Cache Thrashing

 Contiguous arrays *can* cause data for different CPUs to be residing on the same cache-line

TYPE NAME [CPU_MAX]

 This introduces false sharing or cache-thrashing where the ownership of the cache line keeps switching between different CPUs.




Op2 – Avoid Cache Thrashing

 Contiguous arrays *can* cause data for different CPUs to be residing on the same cache-line

TYPE NAME [CPU_MAX]

 This introduces false sharing or cache-thrashing where the ownership of the cache line keeps switching between different CPUs.



Μ	lemory
Address	Data
0x1000	D1 D2 D3 D4


Interconnect

Op2 – Avoid Cache Thrashing

 Contiguous arrays *can* cause data for different CPUs to be residing on the same cache-line

TYPE NAME [CPU_MAX]

 This introduces false sharing or cache-thrashing where the ownership of the cache line keeps switching between different CPUs.




Memory								
Address	Data							
0x1000	D1 D2 D3 D4							

Interconnect

23

Op2 – Avoid Cache Thrashing



arm

Op2 – Avoid Cache Thrashing

- -- The extra cache-line alignment coupled with breaking down the array would avoid the same cache-line to exist in multiple CPUs.
- -- *Could* take up a bit more storage as alignment is costly.
 - + Change in Definer and Accessor implementation. Interface should be same
- -- single-chip could be kept untouched; however, this would be a better design if performance is of priority. (Remember **)
 - + multi-CPU problem and not a multi-chip one!

Migration of Stack

- Stack as of today is using its own section ".tzfw_normal_stacks" and is a big consumer like the other context globals.
- + Plan to move the stack to the PER-CPU framework as we progress with the migration
- At a high level this would mean:
 - Removing the stack section from BL31 linker script
 - Stack would now be defined by the framework
 - SP is switched via the accessor interface

Interface variants

- For both FOR_CPU_PTR and THIS_CPU_PTR, it would be beneficial to have a non-pointer/object accessor interface (FOR_CPU/THIS_CPU).

- Eg:FOR_CPU(spm_core_context, core_id).state = SPMC_STATE_OFF;
- Definer interface should also support aligned definitions, for definitions requiring tighter alignments.
 - Eg: __aligned (64) some_struct_t some_struct[PLATFORM_CORE_COUNT];
 - Could be defined as DEFINE_PER_CPU_ALIGNED (some_struct_t, some_struct, 64)
 - .per_cpu section has to be aligned to the max of (SORT_BY_ALIGNEMENT(.per_cpu))

-- Support for arrays

• Eg:uint64_t shadow_registers[16][PLATFORM_CORE_COUNT];

Interface variants

- + Support for initialized PER-CPU variables could be a use-case we should support
 - Eg: /plat/st/common/stm32mp_gic.c:static unsigned int target_mask_array[PLATFORM_CORE_COUNT] = {1, 2};
- + Possibly useful to add support in BL32
 - Eg:./bl32/tsp/tsp_timer.c:static timer_context_t pcpu_timer_context[PLATFORM_CORE_COUNT];
- This would be a long-term activity where less crucial objects can be migrated down the line.

+	+					
ari	+					Thank You + Danke Gracias
						↓ Grazie 谢谢
						ありがとう Asante
						Merci 감사합니다
						धन्यवाद + Kiitos شکرًا
						+ ধন্যবাদ
© 2024 Arm						౧ ౹ఀౢ ధన్యవాదములు

arm

The Arm trademarks featured in this presentation are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. All other marks featured may be trademarks of their respective owners.

www.arm.com/company/policies/trademarks

© 2024 Arm						